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ABSTRACT
The use of Field Effect Transistor (FET) devices in logic 
design has changed the design emphasis from networks composed of single 
logic gates to networks composed of complex functional modules« Fault 
diagnosis techniques which have been discussed in the literature are 
based on the former type networks and hence are somewhat inadequate for
this new technology.
\
This paper presents an approach to the generation of tests to 
detect all single and multiple faults of the stuck-line type in FET 
modules realizing complex functions. These networks are treated in a 
uniform manner, and a uniform notation is adopted for the tests required 
for diagnosis.
As the range of problems to which computing systems have been 
applied has widened, the task of ensuring that a computer is operating 
correctly has become steadily more difficult. The shift in networks 
from discrete component to integrated circuit realizations has caused 
widespread change in machine design. The shift from transistor to 
FET technology also presents a new change in design policy. The advent 
of FET technology has caused the usual gate-type design using AND, OR, 
NAND, or NOR gates to be replaced (or reclaimed) by the classical 
contact network design, since the latter approach is closer to the 
capabilities of this new technology.
Fault diagnostic techniques for FET networks therefore should 
reflect this type of logical capability. Compared to the extensive 
literature on fault diagnosis for gate-type networks (1), little work 
has been published for FET technology (8).
This paper presents an approach to the generation of fault 
detection tests for FET networks with certain design configurations. 
These networks can be treated in a uniform manner, and a uniform 
notation for the tests required can be adopted and used.
The diagram in Figure 1 is a simple bidirectional FET gate of 
the kind that will be considered here. When the control, lead is 
sensitized, current flows in the direction forced by the network 
environment. Hence these devices are bidirectional and their behavior 
is identical to that of contact networks treated in Shannon's 1938 paper. 
Thus, relay network analysis and synthesis techniques of the early 
literature can now be used again. The operation of these devices
2suggest an obvious fault model which can be used for analysis.
The failure mode for permanent faults will be the device stuck-at-short 
(sal) or stuck-at-open (saO). This model has been substantiated by 
engineering analysis (7).
FET technology can be used to realize conventional logic gates. 
However, because of the high packing density available they can be better 
used to realize more complex Boolean functions. One such complex 
configuration which can be readily implemented using FET gates is the 
"bridge" network as shown in Figure 4. The technique presented here for 
deriving fault detection tests for complex FET networks is a natural 
extension of a technique developed for conventional logic networks (4,5).
The model in Figure 2 is assumed for a conventional FET 
network module. We will consider the module as containing two parts: 
a contact-like network producing a function F(x) = F(x^,X2 , ... ,x^), 
and an inversion scheme which yields the output function F(x). The 
inversion is provided by a drive which is used for both loading and to 
make these modules functionally complete, that is, to make it possible 
to realize all Boolean functions with them. The network in Figure 3 is 
typical of FET circuits. It will be assumed that, if a given variable 
is used within the module in both its true and complemented form, each 
form will use a separate input line. This restriction is not unreason­
able since any complementation of a given variable must come from outside 
the module (from a previous module or double rail logic).
The following definition will be used to characterize the 
networks considered in this paper.
3Definition 1. A network is irredundant if the output function 
of the network expanded into sum-of-products form, e.g.,
F(x) = P, (x) + P0 (x) + . . . + P (x) l z n
where P^(x) is a product term, has the following properties:
(a) there is a P^(x) for every path through the network;
(b) P^(x) ^ Pj (x) for any i,j except i=j;
(c) no literal or combination of literals can be removed 
from any P^(x) without changing the function.
According to this definition, F(x) describes an equivalent network 
consisting of a parallel connection of all paths through the original 
network. For example, ^ x ^  + x ^ ^  + x^x^ and x^x^ + x-^ x^  + x^x^ are 
both irredundant forms of the same function. Note that the structure 
of the network is reflected in the output expressions, that is, these 
two expressions represent two different network configurations, both 
of which are irredundant.
We consider only networks which are irredundant by the above 
definition. To determine if a given network is irredundant, the output 
expression of the network, F(x), is expanded into sum-of-products 
form. If this result cannot be simplified by cancellation or absorption, 
then the network is irredundant. The restriction to this type of 
network should not be startling since it has long been recognized that 
redundancy only hinders fault detection.
Definition 1 can be interpreted along the following line: if
a network is irredundant then no element in the network can be removed
or replaced by a constant value without changing the output function. 
Hence any fault in the network must cause some net change in the 
output function.
The following definition will help to simplify the testing
procedure.
Definition 2. A function F(x) written in sum-of-products 
form is said to be positive if it contains only uncomplemented variables
It is obvious that the contact-like portion of an FET module can only 
realize a positive function F(x) of the input variables x1,x9 , ... ,x. 
to the network. Therefore, any complemented variables originally in 
F(x) must be supplied externally and must be used as new input variables 
For example, in Figure 3 the output function F(x) could be written as
F (x) = P1(x) + P2 (x) + P3 (x),
where P^x) = x ^ ,  P2 (x) = x ^ ,  and P3 (x) = x ^ ,  with x ^ x ^  x5 = x 2,
and x, = x0.6 3
A binary vector representation for each product term, P^x),
of F(x) will be used to simplify the test generation procedure. We
assume that there are k input lines to the network as shown in Figure 2,
and thus all vectors will be of length k. For a given P^x), a
characteristic vector C. is formed, where C. = ( c  . .c . r anrl------  i l v il* i2 5 ik
Cii = 1 if and only if x 4 is a factor in P.(x). For example, the output J J i
function in Figure 3 would have the following C-vectors:
C l  = ( 0 1 0 0 0 1 )  C 2 = ( 1 0 0 0 1 0 )  c 3 = ( 0 0 1 1 0 0 ) .
Note that the commas have been omitted from the individual vectors.
5Forming the C-vectors as mentioned above, it is not difficult 
to see that for a given F(x), F((h) = 1. Hence these vectors are true 
vectors of the function F(x).
We also form a set of vectors from these C-vectors, called 
s ingle-change vectors, denoted by S ^ . The S-vectors are formed by 
systematically replacing each 1 in the C-vector by a 0. Thus, each 
C-vector generates as many S-vectors as the number of l's it contains.
For example, = (010001) generates two S-vectors, (000001) and (010000).
For convenience these S-vectors will be subscripted from 1 to m, where 
m is the total number of l's in the C-vectors.
We have already seen that the C-vectors are true vectors for 
F(x); the following theorem establishes the use of the S-vectors.
Theorem 1. Given that F(x) = P (x) + P (x) + ... + P (x) is1 z n
a positive irredundant function, then no S-vector is a true vector of 
F(x). ( F ( S ± ) = 0 for all i.)
Proof:
Since F(x) is a positive function, then a given S-vector, 
if it were a true vector, would be a true vector of a positive product 
term. This product term because of the construction of the S-vectors 
from the C-vectors (hence from a product term already in F(x)) would 
necessarily include one of the original product terms. Hence an 
S-vector can not be a true vector of any product term in F(x), since 
this would contradict the irredundancy of F(x). Therefore no S-vector . 
is a true vector of F(x). QED
6It has been recognized that if a network is irredundant (2,6) 
that there exists a single fualt test set which detects all multiple 
faults. Using the FET fault model described earlier, it is obvious 
that each network fault is represented by a set of input conditions to 
various network elements. Hence each fault corresponds to some logical 
change in the output function.
Each single fault in an irredundant network corresponds to 
a change in one or more product terms of the output function. We can 
characterize these changes in each product terms as one of two types 
as shown by Paige (4,5):
(a) the product term becomes a logical 0;
(b) the product term becomes independent of a single input 
variable, that is, that variable is not represented in the new product 
term.
If condition (a) exists then the C-vector for that product
\
term represents a test for it, since this vector gives the output 1 if 
and only if that product term is present. If condition (b) exists then 
a new product term is formed from a given term, that is, a new product 
term is formed which represents the original term independent of a given 
variable. The S-vectors are the true vectors of all such possible new 
product terms, hence the S-vectors will not give the output 0 for F(x) 
if one of these new product terms exists. Thus the S-vectors represent 
tests for condition (b).
The test set made up of C- and S-vectors will detect all 
multiple faults in an irredundant network. This result has been shown
7by Paige (5) and is based on the notion that in an irredundant network 
a multiple fault can be detected when its single contributing faults 
are. This result has been shown in the reference cited to depend 
heavily on the single fault test set selected. The C- and S-vectors 
meet the criteria which have been determined for that test set.
The network in Figure 4 is a bridge circuit; a configuration 
which, as previously mentioned, is uncommon in logic-gate networks but 
can be used in FET networks. The output function of this network,
F (x) = + x^x^Xc- + x2x^ + x^^x^,
is irredundant. Hence the following set of tests will detect all faults
C-vectors: (10010) (10101) (01001) (OHIO)
S-vectors: (00010) (00101) (00001) (00110)
(10000) (10001) (01000) (01010)
(10100) (01100)
These 14 tests detect all single and multiple faults in the network.
This constitutes a reduction of 18 over the total number of input 
combinations. Further reduction can be made on the number of S-vectors, 
since some combinations are allowed; however, these procedures are 
bookkeeping only (5).
We have presented a test generation procedure for FET modules 
in this paper. The method is easy to employ and is efficient; based on 
an irredundancy criterion the tests detect all single and multiple 
faults.
If a logic network is constructed which proves to have 
undetectable faults, the failures can compound to eventually cost more
8in time and effort than a redesign would require. It appears evident 
(to some of us) that diagnosis should be considered as a design issue, 
that is, some conscious effort should be made to incorporate reasonable 
diagnostic properties into the specification of any hardware. The 
work presented here is part of a continuing study of the relationship 
between logic design and fault diagnosis. Further work is being done 
with two-level FET networks as recently proposed by Ibaraki and 
Muroga (3).
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